10585

The density matrix renormalization group algorithm on kilo-processor architectures: implementation and trade-offs

Csaba Nemes, Gergely Barcza, Zoltan Nagy, Ors Legeza, Peter Szolgay
Faculty of Information Technology, Peter Pazmany Catholic University, Budapest, Hungary
arXiv:1309.5571 [cond-mat.str-el], (22 Sep 2013)

@article{2013arXiv1309.5571N,

   author={Nemes}, C. and {Barcza}, G. and {Nagy}, Z. and {Legeza}, {"O}. and {Szolgay}, P.},

   title={"{The density matrix renormalization group algorithm on kilo-processor architectures: implementation and trade-offs}"},

   journal={ArXiv e-prints},

   archivePrefix={"arXiv"},

   eprint={1309.5571},

   primaryClass={"cond-mat.str-el"},

   keywords={Condensed Matter – Strongly Correlated Electrons},

   year={2013},

   month={sep},

   adsurl={http://adsabs.harvard.edu/abs/2013arXiv1309.5571N},

   adsnote={Provided by the SAO/NASA Astrophysics Data System}

}

Download Download (PDF)   View View   Source Source   

1684

views

In the numerical analysis of strongly correlated quantum lattice models one of the leading algorithms developed to balance the size of the effective Hilbert space and the accuracy of the simulation is the density matrix renormalization group (DMRG) algorithm, in which the run-time is dominated by the iterative diagonalization of the Hamilton operator. As the most time-dominant step of the diagonalization can be expressed as a list of dense matrix operations, the DMRG is an appealing candidate to fully utilize the computing power residing in novel kilo-processor architectures. In the paper a smart hybrid CPU-GPU implementation is presented, which exploits the power of both CPU and GPU and tolerates problems exceeding the GPU memory size. Furthermore, a new CUDA kernel has been designed for asymmetric matrix-vector multiplication to accelerate the rest of the diagonalization. Besides the evaluation of the GPU implementation, the practical limits of an FPGA implementation are also discussed.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2024 hgpu.org

All rights belong to the respective authors

Contact us: