11438

MICA: A fast short-read aligner that takes full advantage of Intel Many Integrated Core Architecture (MIC)

Sze-Hang Chan, Jeanno Cheung, Edward Wu, Heng Wang, Chi-Man Liu, Xiaoqian Zhu, Shaoliang Peng, Ruibang Luo, Tak-Wah Lam
HKU-BGI Bioinformatics Algorithms and Core Technology Research Laboratory, University of Hong Kong, Hong Kong
arXiv:1402.4876 [cs.DC], (20 Feb 2014)

@article{2014arXiv1402.4876C,

   author={Chan}, S.-H. and {Cheung}, J. and {Wu}, E. and {Wang}, H. and {Liu}, C.-M. and {Zhu}, X. and {Peng}, S. and {Luo}, R. and {Lam}, T.-W.},

   title={"{MICA: A fast short-read aligner that takes full advantage of Intel Many Integrated Core Architecture (MIC)}"},

   journal={ArXiv e-prints},

   archivePrefix={"arXiv"},

   eprint={1402.4876},

   primaryClass={"cs.DC"},

   keywords={Computer Science – Distributed, Parallel, and Cluster Computing, Quantitative Biology – Genomics},

   year={2014},

   month={feb},

   adsurl={http://adsabs.harvard.edu/abs/2014arXiv1402.4876C},

   adsnote={Provided by the SAO/NASA Astrophysics Data System}

}

BACKGROUND: Short-read aligners have recently gained a lot of speed by exploiting the massive parallelism of GPU. An uprising alternative to GPU is Intel MIC; supercomputers like Tianhe-2, currently top of TOP500, is built with 48,000 MIC boards to offer ~55 PFLOPS. The CPU-like architecture of MIC allows CPU-based software to be parallelized easily; however, the performance is often inferior to GPU counterparts as an MIC board contains only ~60 cores (while a GPU board typically has over a thousand cores). RESULTS: To better utilize MIC-enabled computers for NGS data analysis, we developed a new short-read aligner MICA that is optimized in view of MICs limitation and the extra parallelism inside each MIC core. Experiments on aligning 150bp paired-end reads show that MICA using one MIC board is 4.9 times faster than the BWA-MEM (using 6-core of a top-end CPU), and slightly faster than SOAP3-dp (using a GPU). Furthermore, MICAs simplicity allows very efficient scale-up when multiple MIC boards are used in a node (3 cards give a 14.1-fold speedup over BWA-MEM). SUMMARY: MICA can be readily used by MIC-enabled supercomputers for production purpose. We have tested MICA on Tianhe-2 with 90 WGS samples (17.47 Tera-bases), which can be aligned in an hour less than 400 nodes. MICA has impressive performance even though the current MIC is at its initial stage of development (the next generation of MIC has been announced to release in late 2014).
Rating: 2.5. From 1 vote.
Please wait...

* * *

* * *

HGPU group © 2010-2017 hgpu.org

All rights belong to the respective authors

Contact us: