16678

A Survey of Techniques for Architecting TLBs

Sparsh Mittal
IIT, Hyderabad, India
Concurrency and Computation: Practice and Experience, 2017

@article{ref84,

   title={A Survey of Techniques for Architecting TLBs},

   year={2017},

   author={Sparsh Mittal},

   journal={Concurrency and Computation: Practice and Experience}

}

Download Download (PDF)   View View   Source Source   

293

views

Translation lookaside buffer (TLB) caches virtual to physical address translation information and is used in systems ranging from embedded devices to high-end servers. Since TLB is accessed very frequently and a TLB miss is extremely costly, prudent management of TLB is important for improving performance and energy efficiency of processors. In this paper, we present a survey of techniques for architecting and managing TLBs. We characterize the techniques across several dimensions to highlight their similarities and distinctions. We believe that this paper will be useful for chip designers, computer architects and system engineers.
VN:F [1.9.22_1171]
Rating: 0.0/5 (0 votes cast)

* * *

* * *

HGPU group © 2010-2017 hgpu.org

All rights belong to the respective authors

Contact us: