16873

Batched Shift Reduce Parsing with Lists of Vectors on CUDA

Andrew Drozdov
New York University
New York University, 2016

@article{drozdov2016batched,

   title={Batched Shift Reduce Parsing with Lists of Vectors on CUDA},

   author={Drozdov, Andrew},

   year={2016}

}

Download Download (PDF)   View View   Source Source   Source codes Source codes

Package:

1146

views

Shift Reduce Parsing is a common algorithm used in compilers and natural language processing, and can be used to compose a sequence of fixed-length vectors into a single vector of equal length. Previous versions are implemented using predetermined computational graphs that trade excessive memory and computation to minimize transfers of memory from the device to the host. In this paper, I present a version of Shift Reduce Parsing that uses only the necessary memory and computation, show that the memory transfer is insignificant when implemented properly, and analyze how the sequence of transitions can effect computation when running a batched version of this algorithm, as is common in deep learning programs.
VN:F [1.9.22_1171]
Rating: 3.7/5 (3 votes cast)
Batched Shift Reduce Parsing with Lists of Vectors on CUDA, 3.7 out of 5 based on 3 ratings

* * *

* * *

HGPU group © 2010-2017 hgpu.org

All rights belong to the respective authors

Contact us: