17000

A Survey of Soft-Error Mitigation Techniques for Non-Volatile Memories

Sparsh Mittal
IIT Hyderabad
Computers, 2017

@article{ref86,

   title={"ASurveyofSoft-ErrorMitigationTechniquesforNon-VolatileMemories"},

   year={"2017"},

   author={"SparshMittal"},

   journal={"Computers"},

   volume={"6"},

   number={"8"},

   doi={"10.3390/computers6010008"}

}

Download Download (PDF)   View View   Source Source   

313

views

Non-volatile memories (NVMs) offer superior density and energy characteristics compared to the conventional memories; however, NVMs suffer from severe reliability issues that can easily eclipse their energy efficiency advantages. In this paper, we survey architectural techniques for improving the soft-error reliability of NVMs, specifically PCM (phase change memory) and STT-RAM (spin transfer torque RAM). We focus on soft-errors, such as resistance drift and write disturbance, in PCM and read disturbance and write failures in STT-RAM. By classifying the research works based on key parameters, we highlight their similarities and distinctions. We hope that this survey will underline the crucial importance of addressing NVM reliability for ensuring their system integration and will be useful for researchers, computer architects and processor designers.
VN:F [1.9.22_1171]
Rating: 0.0/5 (0 votes cast)

* * *

* * *

HGPU group © 2010-2017 hgpu.org

All rights belong to the respective authors

Contact us: