1723

Parallel LDPC Decoding on GPUs Using a Stream-Based Computing Approach

Gabriel Falcao, Shinichi Yamagiwa, Vitor Silva, Leonel Sousa
Department of Electrical and Computer Engineering, University of Coimbra, Instituto de Telecomunicacoes, Polo II – Universidade de Coimbra, 3030-290 Coimbra, Portugal
Journal of Computer Science and Technology, Vol. 24, No. 5. (1 September 2009), pp. 913-924

@article{falcao2009parallel,

   title={Parallel LDPC decoding on GPUs using a stream-based computing approach},

   author={Falc{~a}o, G. and Yamagiwa, S. and Silva, V. and Sousa, L.},

   journal={Journal of Computer Science and Technology},

   volume={24},

   number={5},

   pages={913–924},

   issn={1000-9000},

   year={2009},

   publisher={Springer}

}

Download Download (PDF)   View View   Source Source   

522

views

Abstract Low-Density Parity-Check (LDPC) codes are powerful error correcting codes adopted by recent communication standards. LDPC decoders are based on belief propagation algorithms, which make use of a Tanner graph and very intensive message-passing computation, and usually require hardware-based dedicated solutions. With the exponential increase of the computational power of commodity graphics processing units (GPUs), new opportunities have arisen to develop general purpose processing on GPUs. This paper proposes the use of GPUs for implementing flexible and programmable LDPC decoders. A new stream-based approach is proposed, based on compact data structures to represent the Tanner graph. It is shown that such a challenging application for stream-based computing, because of irregular memory access patterns, memory bandwidth and recursive flow control constraints, can be efficiently implemented on GPUs. The proposal was experimentally evaluated by programming LDPC decoders on GPUs using the Caravela platform, a generic interface tool for managing the kernels’ execution regardless of the GPU manufacturer and operating system. Moreover, to relatively assess the obtained results, we have also implemented LDPC decoders on general purpose processors with Streaming Single Instruction Multiple Data (SIMD) Extensions. Experimental results show that the solution proposed here efficiently decodes several codewords simultaneously, reducing the processing time by one order of magnitude.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2017 hgpu.org

All rights belong to the respective authors

Contact us: