3564

Accelerating System-Level Design Tasks Using Commodity Graphics Hardware: A Case Study

Unmesh D. Bordoloi, Samarjit Chakraborty
Department of Computer Science, National University of Singapore
22nd International Conference on VLSI Design, 2009

@conference{bordoloi2009accelerating,

   title={Accelerating system-level design tasks using commodity graphics hardware: A case study},

   author={Bordoloi, U.D. and Chakraborty, S.},

   booktitle={2009 22nd International Conference on VLSI Design},

   pages={465–470},

   issn={1063-9667},

   year={2009},

   organization={IEEE}

}

Download Download (PDF)   View View   Source Source   

517

views

Many system-level design tasks (e.g. timing analysis, hardware/software partitioning and design space exploration) involve computational kernels that are intractable (usually NP-hard). As a result, they involve high running times even for mid-sized problems. In this paper we explore the possibility of using commodity graphics processing units (GPUs) to accelerate such tasks that commonly arise in the electronic design automation (EDA) domain. We demonstrate this idea via a detailed case study on a general hardware/software design space exploration problem and propose a GPU-based engine for it. Not only does this problem commonly arise in the embedded systems domain, its computational kernel turns out to be a general combinatorial optimization problem (viz. the knapsack problem) which lies at the heart of several EDA applications. Our experimental results show that our GPU-based implementation offers very attractive speedups for this computational kernel (up to 100times), and speedups of up to 17times for the full problem. In contrast to ASIC/FPGA-based accelerators – since even low-end desktop and notebook computers are today equipped with GPUs – our solution involves no extra hardware cost. Although recent research has shown the benefits of using GPUs for a variety of non-graphics applications (e.g. in databases and bioinformatics), hardly any work has been done on harnessing the parallelism of GPUs to accelerate problems from the EDA domain. We hope that our results and the generality of the problem we address will motivate researchers from this community to explore the possibility of using GPUs for a wider variety of problems from the EDA domain.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2017 hgpu.org

All rights belong to the respective authors

Contact us: