5475

Bridging parallel and reconfigurable computing with multilevel PGAS and SHMEM+

V. Aggarwal, A. George, K. Yalamanchili, C. Yoon, H. Lam, G. Stitt
NSF Center for High-Performance Reconfigurable Computing (CHREC), ECE Department, University of Florida, Gainesville, FL 32611-6200, USA
Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications, HPRCTA ’09

@inproceedings{aggarwal2009bridging,

   title={Bridging parallel and reconfigurable computing with multilevel PGAS and SHMEM+},

   author={Aggarwal, V. and George, A. and Yalamanchili, K. and Yoon, C. and Lam, H. and Stitt, G.},

   booktitle={Proceedings of the Third International Workshop on High-Performance Reconfigurable Computing Technology and Applications},

   pages={47–54},

   year={2009},

   organization={ACM}

}

Download Download (PDF)   View View   Source Source   

820

views

Reconfigurable computing (RC) systems based on FPGAs are becoming an increasingly attractive solution to building parallel systems of the future. Applications targeting such systems have demonstrated superior performance and reduced energy consumption versus their traditional counterparts based on microprocessors. However, most of such work has been limited to small system sizes. Unlike traditional HPC systems, lack of integrated, system-wide, parallel-programming models and languages presents a significant design challenge for creating applications targeting scalable, reconfigurable HPC systems. In this paper, we introduce and investigate a novel programming model based on Partitioned Global Address Space (PGAS), which simplifies development of parallel applications for such systems. The new multilevel PGAS programming model captures the unique characteristics of these systems, such as the existence of multiple levels of memory hierarchy and heterogeneous computation resources. To evaluate this multilevel PGAS model, we extend and adapt the SHMEM programming language to become what we call SHMEM+, the first known SHMEM library enabling coordination between FPGAs and CPUs in a reconfigurable, heterogeneous HPC system. Our design of SHMEM+ is highly portable and provides peak communication bandwidth comparable to vendor-proprietary versions of SHMEM. In addition, applications designed with SHMEM+ yield improved developer productivity compared to current methods of multi-device RC design and achieve a high degree of portability.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2017 hgpu.org

All rights belong to the respective authors

Contact us: