5809

Run-time Reconfigurable Multiprocessors

Madhura Purnaprajna
Fakultat Elektrotechnik, Informatik und Mathematik der Universitat Paderborn
Universitat Paderborn, 2010

@article{purnaprajna2010run,

   title={Run-time Reconfigurable Multiprocessors},

   author={Purnaprajna, M.S.M.},

   year={2010}

}

Download Download (PDF)   View View   Source Source   

577

views

The main advantage in multiprocessors is the performance speedup obtained with parallelism at processor-level. Similarly, the flexibility for application-specific adaptability is the advantage in reconfigurable architectures. To benefit from both these architectures, we present a reconfigurable multiprocessor template, which combines the benefits of parallelism in multiprocessors and flexibility in reconfigurable architectures. A fast, single cycle, resource-efficient, run-time reconfiguration scheme accelerates customisations in the reconfigurable multiprocessor template. Based on this methodology, a four-core multiprocessor called QuadroCore has been implemented on UMC’s 90nm standard cells and on Xilinx’s FPGA. QuadroCore is customisable and adapts to variations in the granularity of parallelism, the amount of communication between tasks, and the frequency of synchronisation. To validate the advantages of this approach, a diverse set of applications has been mapped onto the QuadroCore multiprocessor. Experimental results show speedups in the range of 3 to 11 in comparison to a single processor. In addition, energy savings of up to 30% were noted on account of reconfiguration. Furthermore, to steer application mapping based on power considerations, an instruction-level power model has been developed. Using this model, a power-driven instruction selection introduces energy savings of up to 70% in the QuadroCore multiprocessor.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2017 hgpu.org

All rights belong to the respective authors

Contact us: