9106

Synchronization and Ordering Semantics in Hybrid MPI+GPU Programming

Ashwin M. Aji, Pavan Balaji, James Dinan, Wu-chun Feng, Rajeev Thakur
Dept. of Computer Science, Virginia Tech
3rd Int’l Workshop on Accelerators and Hybrid Exascale Systems (AsHES) (IPDPS), 2013
@article{aji2013synchronization,

   title={Synchronization and Ordering Semantics in Hybrid MPI+ GPU Programming},

   author={Aji, Ashwin M and Balaji, Pavan and Dinan, James and Feng, Wu-chun and Thakur, Rajeev},

   year={2013}

}

Download Download (PDF)   View View   Source Source   

721

views

Despite the vast interest in accelerator-based systems, programming large multinode GPUs is still a complex task, particularly with respect to optimal data movement across the host-GPU PCIe connection and then across the network. In order to address such issues, GPU-integrated MPI solutions have been developed that integrate GPU data movement into existing MPI implementations. Currently available GPUintegrated MPI frameworks differ in aspects related to the buffer synchronization and ordering semantics they provide to users. The noteworthy models are (1) unified virtual addressing (UVA)-based approach and (2) MPI attributes-based approach. In this paper, we compare these approaches, for both programmability and performance, and demonstrate that the UVA-based design is useful for isolated communication with no data dependencies or ordering requirements, while the attributes-based design might be more appropriate when multiple interdependent MPI and GPU operations are interleaved.
VN:F [1.9.22_1171]
Rating: 0.0/5 (0 votes cast)

* * *

* * *

Follow us on Twitter

HGPU group

1946 peoples are following HGPU @twitter

Like us on Facebook

HGPU group

443 people like HGPU on Facebook

HGPU group © 2010-2016 hgpu.org

All rights belong to the respective authors

Contact us: