https://hgpu.org/?p=10391
A memory access model for highly-threaded many-core architectures