https://hgpu.org/?p=10399
Optimisation and Parallelism in Synchronous Digital Circuit Simulators