Address Selection for Efficient Barriers on the Intel Xeon Phi