https://hgpu.org/?p=13346
A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-volatile On-chip Caches