A Survey Of Techniques for Architecting DRAM Caches