A Design Framework for Mapping Dataflow Graphs onto Heterogeneous Multiprocessor Platforms