High Level Synthesis and Evaluation of the Secure Hash Standard for FPGAs