https://hgpu.org/?p=1538
An instruction-systolic programmable shader architecture for multi-threaded 3D graphics processing