FPGA-Based Accelerator Design from a Domain-Specific Language