Tuning Stencil Codes in OpenCL for FPGAs