Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation