Evaluating High-Level Synthesis Techniques for Scalable Hardware-Accelerated Computing