Performance Debugging Frameworks for FPGA High-Level Synthesis