Efficient code generation for hardware accelerators by refining partially specified implementation