HLS Portability from Intel to Xilinx: A Case Study