https://hgpu.org/?p=27530
Hardware Checkpointing and Productive Debugging Flows for FPGAs