Increasing Memory Miss Tolerance for SIMD Cores