https://hgpu.org/?p=28594
Fortran High-Level Synthesis: Reducing the barriers to accelerating HPC codes on FPGAs