https://hgpu.org/?p=3642
A Task-centric Memory Model for Scalable Accelerator Architectures