https://hgpu.org/?p=4339
An FPGA Implementation of Information Theoretic Visual-Saliency System and Its Optimization