https://hgpu.org/?p=4358
Parallel cross-layer optimization of high-level synthesis and physical design