Optimizing simulated annealing on GPU: A case study with IC floorplanning