https://hgpu.org/?p=4592
Design of a parallel AES for graphics hardware using the CUDA framework