https://hgpu.org/?p=5575
Scalable and deterministic timing-driven parallel placement for FPGAs