CUDA Enhanced Simulated Annealing for Chip Layout Problem