18290

AVX-512 extension to OpenQCD 1.6

Ed Bennett, Mark Dawson, Michele Mesiti, Jarno Rantaharju
Swansea Academy of Advanced Computing (SA2C)
arXiv:1806.06043 [hep-lat], (15 Jun 2018)

@article{bennett2018extension,

   title={AVX-512 extension to OpenQCD 1.6},

   author={Bennett, Ed and Dawson, Mark and Mesiti, Michele and Rantaharju, Jarno},

   year={2018},

   month={jun},

   archivePrefix={"arXiv"},

   primaryClass={hep-lat}

}

We publish an extension of openQCD-1.6 with AVX-512 vector instructions using Intel intrinsics. Recent Intel processors support extended instruction sets with operations on 512-bit wide vectors, increasing both the capacity for floating point operations and register memory. Optimal use of the new capabilities requires reorganising data and floating point operations into these wider vector units. We report on the implementation and performance of the AVX-512 OpenQCD extension on clusters using Intel Knights Landing and Xeon Scalable (Skylake) CPUs. In complete HMC trajectories with physically relevant parameters we observe a performance increase of 5% to 10%.
Rating: 5.0/5. From 1 vote.
Please wait...

* * *

* * *

HGPU group © 2010-2018 hgpu.org

All rights belong to the respective authors

Contact us: