high performance computing on graphics processing units: hgpu.org

Intel Xeon Phi 5110P

Specifications

Coprocessor: 5110P
Stream Processing Units: 60
Core Clock: 1.053 GHz
Cashe: 30 MB
Memory: GDDR5
Amount of memory: 8 GB ECC
Memory Bandwidth: 320 GB/s
Tech process: 22 nm
Interface: PCI Express 2.0
Form factor: passive cooling

Reviews

Based on intel.com data

No votes yet.

Please wait...

Related

August 15, 2013 by hgpu

CU2CL: A prototype CUDA-to-OpenCL source-to-source translator

On the Portability of CPU-Accelerated Applications via Automated Source-to-Source Translation

GPU-based Parallel Computation Support for Stan

GPU-based Parallel Computation Support for Stan

PANNA: Properties from Artificial Neural Network Architectures

PANNA: Properties from Artificial Neural Network Architectures

Artifact Evaluation for Novel methodologies for predictable CPU-to-GPU command offloading

Novel Methodologies for Predictable CPU-To-GPU Command Offloading

tvm: Open deep learning compiler stack for cpu, gpu and specialized accelerators

A Unified Optimization Approach for CNN Model Inference on Integrated GPUs

picongpu: Particle-in-Cell Simulations for the Exascale Era

PIConGPU: Predictive Simulations of Laser-Particle Accelerators with Manycore Hardware

WCCV: Warp-coherent Condition Vectorization(on top of RV)

WCCV: Improving the Vectorization of IF-statements with Warp-Coherent Conditions

Triton: An Intermediate Language and Compiler for Tiled Neural Network Computations

Triton: An Intermediate Language and Compiler for Tiled Neural Network Computations

HEATS: Heterogeneity- and Energy-Aware Task-based Scheduling

HEATS: Heterogeneity- and Energy-Aware Task-based Scheduling

HAM: Heterogeneous Active Messages C++ library

Heterogeneous Active Messages (HAM) – Implementing Lightweight Remote Procedure Calls in C++

See all packages

* * *

* * *

2019

May

13-15

Boston, USA

7th International Workshop on OpenCL, 2019

2019

May

13

Boston, MA, USA

Distributed Heterogeneous Programming in C/C++ (DHPCC++), 2019

2019

May

14

Larnaca, Cyprus

3rd International Workshop on Theoretical Approaches to Performance Evaluation, Modeling and Simulation (TAPEMS), 2019

2019

July

26-28

Rome, Italy

International Conference on Frontiers of Neural Networks (ICFNN), 2019

2019

July

26-28

Rome, Italy

International Conference on Frontiers of Artificial Intelligence and Machine Learning (FAIML), 2019

+

HGPU group © 2010-2019 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: