10304

Intel Xeon Phi 7120X


Specifications

Coprocessor
7120X
Stream Processing Units
61
Core Clock
1.238/1.333 GHz
Cashe
30.5 MB
Memory
GDDR5
Amount of memory
16 GB
Memory Bandwidth
5.5 GB/s
Tech process
22 nm
Interface
PCI Express 2.0
Form factor
active cooling

Reviews

Based on intel.com data

No votes yet.
Please wait...
August 15, 2013 by

Your response

You must be logged in to post a comment.

Recent source codes

KernelZero: Co-Evolving Proposer and Coder for Continuously Improved GPU Kernel Generation

KernelZero: Co-Evolving Proposer and Coder for Continuously Improved GPU Kernel Generation

KernelZero: Co-Evolving Proposer and Coder for Continuously Improved GPU Kernel Generation
Introduction to Computer Vision

Introduction to Computer Vision

Introduction to Computer Vision
ACT: Accelerator Compiler Toolkit

ACT: Accelerator Compiler Toolkit

Automatically Generating ML Compiler Backends from Tensor Accelerator ISA Descriptions
pytest-gpu-proof: A Simple Pytest Extension for Local GPU Code Testing

pytest-gpu-proof: A Simple Pytest Extension for Local GPU Code Testing

pytest-gpu-proof: Enabling Cloud-CPU Continuous Integration for GPU Code with Local GPU Attestation
Accelerating the Mitigation of LLM Inference Nondeterminism Across GPU Architectures

Accelerating the Mitigation of LLM Inference Nondeterminism Across GPU Architectures

Accelerating the Mitigation of LLM Inference Nondeterminism Across GPU Architectures
AutoTuneBench: Trustworthy Measurement for Agent Auto-Tuning of LLM Serving Engines

AutoTuneBench: Trustworthy Measurement for Agent Auto-Tuning of LLM Serving Engines

AutoTuneBench: Trustworthy Measurement for Agent Auto-Tuning of LLM Serving Engines
nvsass-disassembler

nvsass-disassembler

Automated Instruction Encoding Synthesis for Modern GPU ISA Compression
PrefixBench-H100: Characterizing Prefix Reuse and Time-to-First-Token in H100 LLM Serving

PrefixBench-H100: Characterizing Prefix Reuse and Time-to-First-Token in H100 LLM Serving

PrefixBench-H100: Characterizing Prefix Reuse and Time-to-First-Token in H100 LLM Serving
FP4 FlashAttention forward, backward, and TorchTitan reproduction code

FP4 FlashAttention forward, backward, and TorchTitan reproduction code

Hardware-Aware FP4 FlashAttention-4
EinsummableV3 - graph-based computation with tensor operations support

EinsummableV3 - graph-based computation with tensor operations support

Every Kernel Is a Join: Automatic Multi-GPU Parallelism for AI Computations in Einsummable
See all packages

* * *

* * *

HGPU group © 2010-2026 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: