17736

PCIeHLS: an OpenCL HLS framework

Malte Vesper, Dirk Koch, Khoa Pham
University of Manchester, United Kingdom
FPGAs for Software Programmers Conference, 2017

@inproceedings{vespera2017pciehls,

   title={PCIeHLS: an OpenCL HLS framework},

   author={Vespera, Malte and Kocha, Dirk and Phama, Khoa},

   booktitle={FSP 2017; Fourth International Workshop on FPGAs for Software Programmers; Proceedings of},

   pages={1–6},

   year={2017},

   organization={VDE}

}

Download Download (PDF)   View View   Source Source   

3348

views

One of the goals of high level synthesis (HLS) is to make designing hardware accelerators running on FPGAs accessible to developers with a software background (usually implying developers with little foundations in hardware design). While high level synthesis generates accelerator kernels, it generally does not assist with integrating the generated kernels into a system. In this paper, we introduce PCIeHLS a framework which helps in providing the required infrastructure consisting of memory, PCIe interface, ICAP for partial reconfiguration, and clock managers. PCIeHLS provides several partial regions, allowing to load multiple modules at the same time. Consequently, multiple kernels can be used simultaneously for multi threading or to run several independent applications. Moreover, regions can be combined to host larger accelerators and accelerators can be relocated at the bitstream level.
Rating: 2.0/5. From 1 vote.
Please wait...

Recent source codes

* * *

* * *

HGPU group © 2010-2018 hgpu.org

All rights belong to the respective authors

Contact us: