Automatic Optimization of OpenCL-Based Stencil Codes for FPGAs and Its Evaluation

Tsukasa Endo, Hasitha Muthumala Waidyasooriya, Masanori Hariyama
Information Engineering Express, International Institute of Applied Informatics, Vol.3, No.4, P.77 – 90, 2017


   title={Automatic Optimization of OpenCL-Based Stencil Codes for FPGAs and Its Evaluation},

   author={Endo, Tsukasa and Waidyasooriya, Hasitha Muthumala and Hariyama, Masanori},

   journal={Information Engineering Express},






Download Download (PDF)   View View   Source Source   



Recently, C-based OpenCL design environment is proposed to design FPGA (field programmable gate array) accelerators. Although many C-programs can be executed on FPGAs, the best c-code for a CPU may not be the most appropriate one for an FPGA. Users must have some knowledge about computer architecture in order to write a good OpenCL code. To solve this problem, we propose an automatic optimization method. We accurately predict the kernel performance using the log files generated at the initial stage of the compilation. Then we find the optimized FPGA architecture by searching all possible design parameters. We implement the proposed method to find the optimized architecture for stencil computation. According to the results, the design time has been reduced to 4% ~ 8% of the conventional approach.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2021 hgpu.org

All rights belong to the respective authors

Contact us: