A novel FPGA-based SVM classifier

Markos Papadonikolakis, Christos-Savvas Bouganis
Electrical and Electronic Engineering Department, Imperial College London, Exhibition Road, South Kensington, London, SW7 2AZ, UK
International Conference on Field-Programmable Technology (FPT), 2010


   title={A Novel FPGA-based SVM Classifier},

   author={Papadonikolakis, M. and Bouganis, C.S.},


   booktitle={International Conference on Field-Programmable Technology (FPT), 2010}


Download Download (PDF)   View View   Source Source   



Support Vector Machines (SVMs) are a powerful supervised learning tool, providing state-of-the-art accuracy at a cost of high computational complexity. The SVM classification suffers from linear dependencies on the number of the Support Vectors and the problem’s dimensionality. In this work, we propose a scalable FPGA architecture for the acceleration of SVM classification, which exploits the device heterogeneity and the dynamic range diversities among the dataset attributes. Furthermore, this work introduces the first FPGA-oriented cascade SVM classifier scheme, which intensifies the custom-arithmetic properties of the heterogeneous architecture and boosts the classification performance even more. The implementation results demonstrate the efficiency of the heterogeneous architecture, presenting a speed-up factor of 2-3 orders of magnitude, compared to the CPU implementation, while outperforming other proposed FPGA and GPU approaches by more than 7 times.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2021 hgpu.org

All rights belong to the respective authors

Contact us: