5339

Efficient floating-point texture decompression

Tomi Aarnio, Claudio Brunelli, Timo Viitanen
Nokia Res. Center, Tampere, Finland
International Symposium on System on Chip (SoC), 2010
BibTeX

Download Download (PDF)   View View   Source Source   

1876

views

We propose a novel hardware design for decoding compressed floating-point textures in a graphics processing unit (GPU). Our decoder is based on the NXR texture format, which provides lossy, fixed-rate 6:1 compression for floating-point textures. Our design exploits the constraints of the compressed pixel blocks to produce the correct output using only fixed-point arithmetic. This results in significantly lower silicon area occupation compared to pre-existing floating-point texture decoders.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2025 hgpu.org

All rights belong to the respective authors

Contact us:

contact@hpgu.org