High-Performance Energy-Efficient Multicore Embedded Computing

Arslan Munir, Sanjay Ranka, Ann Gordon-Ross
Department of Electrical and Computer Engineering, University of Florida, Larsen Hall, Gainesville, FL 32611
IEEE Transactions on Parallel and Distributed Systems, Vol. 23, No. 4, 2012


   title={High-Performance Energy-Efficient Multicore Embedded Computing},

   author={Munir, A. and Ranka, S. and Gordon-Ross, A.},

   journal={Parallel and Distributed Systems, IEEE Transactions on},






Download Download (PDF)   View View   Source Source   



With Moore’s law supplying billions of transistors on-chip, embedded systems are undergoing a transition from single-core to multicore to exploit this high-transistor density for high performance. Embedded systems differ from traditional high-performance supercomputers in that power is a first-order constraint for embedded systems; whereas, performance is the major benchmark for supercomputers. The increase in on-chip transistor density exacerbates power/thermal issues in embedded systems, which necessitates novel hardware/software power/thermal management techniques to meet the ever-increasing high-performance embedded computing demands in an energy-efficient manner. This paper outlines typical requirements of embedded applications and discusses state-of-the-art hardware/software high-performance energy-efficient embedded computing (HPEEC) techniques that help meeting these requirements. We also discuss modern multicore processors that leverage these HPEEC techniques to deliver high performance per watt. Finally, we present design challenges and future research directions for HPEEC system development.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2021 hgpu.org

All rights belong to the respective authors

Contact us: