Speeding up lattice sieve with Xeon Phi coprocessor

Anja Becker, Dusan Kostic
EPFL, Lausanne, Switzerland
Cryptology ePrint Archive: Report 2017/592, 2017


   title={Speeding up lattice sieve with Xeon Phi coprocessor},

   author={Becker, Anja and Kostic, Dusan},



Download Download (PDF)   View View   Source Source   



Major substep in a lattice sieve algorithm which solves the Euclidean shortest vector problem (SVP) is the computation of sums and Euclidean norms of many vector pairs. Finding a solution to the SVP is the foundation of an attack against many lattice based crypto systems. We optimize the main subfunction of a sieve for the regular main processor and for the co-processor to speed up the algorithm in total. Furthermore, we show that the co-processor can provide a significant performance improvement for highly parallel tasks in the lattice sieve. Four-fold speed up achieved, compared to the CPU, indicates that co-processors are a viable choice for implementation of lattice sieve algorithms.
Rating: 1.5/5. From 2 votes.
Please wait...

* * *

* * *

HGPU group © 2010-2021 hgpu.org

All rights belong to the respective authors

Contact us: