Beyond 16GB: Out-of-Core Stencil Computations
Faculty of Information Technology and Bionics, Pazmany Peter Catholic University, Hungary
arXiv:1709.02125 [cs.DC], (7 Sep 2017)
@article{reguly2017beyond,
title={Beyond 16GB: Out-of-Core Stencil Computations},
author={Reguly, Istvan Z and Mudalige, Gihan R and Giles, Michael B},
year={2017},
month={sep},
archivePrefix={"arXiv"},
primaryClass={cs.DC}
}
Stencil computations are a key class of applications, widely used in the scientific computing community, and a class that has particularly benefited from performance improvements on architectures with high memory bandwidth. Unfortunately, such architectures come with a limited amount of fast memory, which is limiting the size of the problems that can be efficiently solved. In this paper, we address this challenge by applying the well-known cache-blocking tiling technique to large scale stencil codes implemented using the OPS domain specific language, such as CloverLeaf 2D, CloverLeaf 3D, and OpenSBLI. We introduce a number of techniques and optimisations to help manage data resident in fast memory, and minimise data movement. Evaluating our work on Intel’s Knights Landing Platform as well as NVIDIA P100 GPUs, we demonstrate that it is possible to solve 3 times larger problems than the on-chip memory size with at most 15% loss in efficiency.
September 9, 2017 by hgpu
