high performance computing on graphics processing units: hgpu.org

hgpu.org » PISO

Acceleration of iterative Navier-Stokes solvers on graphics processing units

Tomczak, T., Zadarnowska, K., Koza, Z., Matyka, M., Miroslaw, L.

View

Tags: CUDA, Finite volume method, Fluid dynamics, GPU, hardware acceleration, incompressible flow, Navier-Stokes solvers, OpenFOAM, operator splitting, Parallelization, PISO, SIMPLE

September 9, 2013 by Vratis

Beehive SPIR-V Toolkit

Beehive SPIR-V Toolkit: A Composable and Functional API for Runtime SPIR-V Code Generation

CATO: automatic source transformation to apply HPC frameworks with minimal user interaction

Compiler-assisted distribution of OpenMP code for improved scalability

ADIOS2.jl: a Julia interface to ADIOS2

Julia as a unifying end-to-end workflow language on the Frontier exascale system

Code generated HPC Kernels Using Llama-2-70b

Comparing Llama-2 and GPT-3 LLMs for HPC kernels generation

Scope is all you need: Transforming LLMs for HPC Code

Scope is all you need: Transforming LLMs for HPC Code

pocl - Portable Computing Language

PoCL-R: An Open Standard Based Offloading Layer for Heterogeneous Multi-Access Edge Computing with Server Side Scalability

HPAC-Offload: Accelerating HPC Applications with Portable Approximate Computing on the GPU

HPAC-Offload: Accelerating HPC Applications with Portable Approximate Computing on the GPU

openCLDispatcher

Novel insights on atomic synchronization for sort-based group-by on GPUs

CEED Benchmarks

Performant low-order matrix-free finite element kernels on GPU architectures

Sieve: Stratified GPU-Compute Workload Sampling

Sieve: Stratified GPU-Compute Workload Sampling

See all packages

* * *

* * *

HGPU group © 2010-2023 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: