GPU-based Acceleration of System-level Design Tasks

Unmesh Bordoloi, Samarjit Chakraborty
VERIMAG, Centre Equation – 2, avenue de Vignate, 38610, GIERES
International Journal of Parallel Programming (16 January 2010)


   title={GPU-based Acceleration of System-level Design Tasks},

   author={Bordoloi, U.D. and Chakraborty, S.},

   journal={International Journal of Parallel Programming},








Download Download (PDF)   View View   Source Source   



Many system-level design tasks (e.g., high-level timing analysis, hardware/software partitioning and design space exploration) involve computational kernels that are intractable (usually NP-hard). As a result, they involve high running times even for mid-sized problems. In this paper we explore the possibility of using commodity graphics processing units (GPUs) to accelerate such tasks that commonly arise in the electronic design automation (EDA) domain. We demonstrate this idea via two detailed case studies. The first explores the possibility of using GPUs to speedup standard schedulability analysis problems. The second proposes a GPU-based engine for a general hardware/software design space exploration problem. Not only do these problems commonly arise in the embedded systems domain, their computational kernels turn out to be variants of a combinatorial optimization problem
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2020 hgpu.org

All rights belong to the respective authors

Contact us: