A Survey of Techniques for Designing and Managing CPU Register File

Sparsh Mittal
Oak Ridge National Laboratory (ORNL)
Concurrency and Computation: Practice and Experience, 2016


   title={A Survey of Techniques for Designing and Managing CPU Register File},


   author={Sparsh Mittal},

   journal={Concurrency and Computation: Practice and Experience},

   keywords={Review, Classification, CPU, Register file, Heterogeneous bank design, Power management, Soft-error resilience, Processor core}


Download Download (PDF)   View View   Source Source   



Processor register file (RF) is an important microarchitectural component used for storing operands and results of instructions. The design and operation of RF has crucial impact on the performance, energy efficiency and reliability of the processor and hence, several techniques have been recently proposed to manage RF in modern processors. In this paper, we present a survey of techniques for architecting and managing CPU register file. We classify the techniques across several parameters to underscore their similarities and differences. We hope that this paper will provide insights to researchers into working of RF and inspire even more efforts towards optimization of RF in next-generation computing systems.
No votes yet.
Please wait...

* * *

* * *

* * *

HGPU group © 2010-2022 hgpu.org

All rights belong to the respective authors

Contact us: