high performance computing on graphics processing units: hgpu.org

hgpu.org » Register file

Architecting SOT-RAM Based GPU Register File

Sparsh Mittal, Rajendra Bishnoi, Fabian Oboril, Haonan Wang, Mehdi Tahoori, Adwait Jog and Jeffrey Vetter

View

Download (PDF)

Tags: GPU, microarchitecture, non-volatile memory, Register file

October 24, 2017 by sparsh0mittal

Design and Analysis of Soft-Error Resilience Mechanisms for GPU Register File

Sparsh Mittal, Haonan Wang, Adwait Jog and Jeffrey Vetter

View

Download (PDF)

Tags: GPU, Register file, Reliability

November 1, 2016 by sparsh0mittal

A Survey of Techniques for Architecting Processor Components using Domain Wall Memory

Sparsh Mittal

View

Download (PDF)

Tags: cache, cpu, energy, GPU, main memory, Performance, Register file, Reliability

September 5, 2016 by sparsh0mittal

A Survey of Techniques for Designing and Managing CPU Register File

Sparsh Mittal

View

Download (PDF)

Tags: cpu, Performance, Register file, survey

July 8, 2016 by sparsh0mittal

A Survey of Techniques for Architecting and Managing GPU Register File

Sparsh Mittal

View

Download (PDF)

Tags: Energy efficiency, GPU, nVidia, Performance, Power, Register file, Reliability, Research, survey

March 22, 2016 by sparsh0mittal

CuPBoP-AMD: Extending CUDA to AMD Platforms

Creating a Dataset for High-Performance Computing Code Translation using LLMs: A Bridge Between OpenMP Fortran and C+

AFOCL: Portable OpenCL Programming of FPGAs via Automated Built-in Kernel Management

CHARM-SYCL: New Unified Programming Environment for Multiple Accelerator Types

pp-template: Template for Performance-Portable code development, targeting HOST-DEVICE computer architectures

An approach to performance portability through generic programming

See all packages

* * *

high performance computing on graphics processing units: hgpu.org

Architecting SOT-RAM Based GPU Register File

Design and Analysis of Soft-Error Resilience Mechanisms for GPU Register File

A Survey of Techniques for Architecting Processor Components using Domain Wall Memory

A Survey of Techniques for Designing and Managing CPU Register File

A Survey of Techniques for Architecting and Managing GPU Register File

Recent source codes

CuPBoP-AMD: Extending CUDA to AMD Platforms

Kernel Tuner

GT4Py: GridTools for Python

miniBUDE: A BUDE virtual-screening benchmark, in many programming models

gossip: Efficient Communication Primitives for Multi-GPU Systems

AUCMEDI: a framework for Automated Classification of Medical Images

Creating a Dataset for High-Performance Computing Code Translation using LLMs: A Bridge Between OpenMP Fortran and C+

AFOCL: Portable OpenCL Programming of FPGAs via Automated Built-in Kernel Management

CHARM-SYCL: New Unified Programming Environment for Multiple Accelerator Types

pp-template: Template for Performance-Portable code development, targeting HOST-DEVICE computer architectures

Most viewed papers (last 30 days)