1915

FPGA-GPU architecture for kernel SVM pedestrian detection

Sebastian Bauer, Sebastian Kohler, Konrad Doll, Ulrich Brunsmann
Pattern Recognition Lab, Department of Computer Science, University Erlangen-Nuremberg, Germany
Computer Vision and Pattern Recognition Workshops (CVPRW), 2010 IEEE Computer Society Conference (June 2010), pp. 61-68
BibTeX

Download Download (PDF)   View View   Source Source   

1733

views

We present a real-time multi-sensor architecture for video-based pedestrian detection used within a road side unit for intersection assistance. The entire system is implemented on available PC hardware, combining a frame grabber board with embedded FPGA and a graphics card into a powerful processing network. Giving classification performance top priority, we use HOG descriptors with a Gaussian kernel support vector machine. In order to achieve real-time performance, we propose a hardware architecture that incorporates FPGA-based feature extraction and GPU-based classification. The FPGA-GPU pipeline is managed by a multi-core CPU that further performs sensor data fusion. Evaluation on the INRIA benchmark database and an experimental study on a real-world intersection using multi-spectral hypothesis generation confirm state-of-the-art classification and real-time performance.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2025 hgpu.org

All rights belong to the respective authors

Contact us:

contact@hpgu.org